Manuscript ID: 00000-66571

International Journal of Research in Electronics & Communication Technology

Volume 1, Issue 2, October-December 2013, Pages 55-60, Page Count - 6

Compound Adder Design Using Carry-Look-ahead / Carry Select Adders

Jayaprakash M⁽¹⁾ A. Shanmugam⁽²⁾

⁽¹⁾ Assistant Professor, Department of Electronics and Communication Engineering, SCAD Institute of Technology, Coimbatore, Tamil Nadu, India.

⁽²⁾ Principal, Bannari Amman Institute of Technology, Sathyamangalam, Tamil Nadu, India.

Abstract

To reduce fan-out load at the final multiplexor stage and to relieve the speed requirement of compound adders, a parallel global carry generation is used for a hybrid carry-look ahead/carry-select adder design. To develop the speed and to minimize silicon area, a new logical decomposition is derived. The new architecture has been explained with a 64-bit adder design using dynamic CMOS circuit implementations. The 64-bit adder has the delay of 525ps in 0.225µm bulk CMOS technology

Author Keywords

Carry look ahead adder, Carry select adder, CMOS, Fan-out, Multiplexor

ISSN Print: 2348-0017
Source Type: Journals
Publication Language: English
Abbreviated Journal Title: IJRECT
Publisher Name: IAEME Publication
Major Subject: Physical Sciences
Subject area: Electronics Engineering

ISSN Online: 2347-6109 Document Type: Journal Article DOI: Access Type: Open Access Resource Licence: CC BY-NC Subject Area classification: Engineering and Technology Source: SCOPEDATABASE

References (9)

1. T. Lynch and E. Swartzlander, Jr A Spanning Tree Carry Lookahead Adder

(1992) IEEE Transactions on Computers, Volume 41, Issue 8, Page No 931-939,

2. Vivit Kantabutra

A Recursive Carry- Lookahead/ Carry-Select Hybrid Adder

(1993) IEEE Transactions on Computers, Volume 42, Issue 12, Page No 1495-1499,

3. R. P. Breat and H. T. Kung A regular layout for parallel adders

(1982) IEEE Transactions on Computers, Volume C-31, Issue 3, Page No 260-264,



Source ID : 0000089

4. Nhon T. Quach and Michael J. Flynn High-Speed Addition in CMOS

(1992) IEEE Transactions on Computers, Volume 41, Issue 12, Page No 1612-1615, DOI: https://doi.org/10.1109/12.214671

5. Ohsang Kwon, Earl E.Swartzlander, Jr., Kevin Nowka A Fast Hybrid Carry- Look ahead / Carry Select Adder

University of Texas,

6. Kevin J. Nowka and Tibi Galambos Circuit Design Techniques for a Gigahertz Integer Microprocessor

(1998) International Conference on Computer Design, Page No 11-16,

7. Samuel Naffziger A Sub-nanosecond 0.5µ 64b Adder Design

(1996)Page No 362-363,

8. H. Ling A High-speed binary adder

(1981) IBM Journal of Research and Development, Volume 25, Page No 156-166,

9. Jaehong Park, Hung C. Ngo, Joel A. Silberman and Sang H. Dhong 470ps 64bit Parallel Binary Adder

(2000) 2000 Symposium on VLSI Circuits. Digest of Technical Papers, Page No 192-193, DOI: https://doi.org/10.1109/VLSIC.2000.852887

About Scope Database

What is Scope Database Content Coverage Guide Scope Database Blog Content Coverage API Scope Database App © Copyright 2022 Scope Database, All rights reserved.

Customer Service Help Scope Database Key Persons Contact us